

CLAIMS

What is claimed:

- sub
#1
- 1 1. A method of forming a transistor, comprising:
2 forming an alignment component on a substrate of a semiconductor
3 material;
4 depositing a metal layer over the substrate and the alignment
5 component;
6 reacting the metal layer with the semiconductor material of the
7 substrate to form two silicide regions substantially extending up to the
8 alignment component on opposing sides of the alignment component; and
9 replacing the alignment component with a conductive gate substantially
10 extending up to the silicide regions.
- 2652250
- 1 2. The method of claim 1 wherein the alignment component is non-
2 conductive.
- 1 3. The method of claim 2 wherein the alignment component is made of a
2 material selected from the group consisting of a silicon oxide and silicon
3 nitride.
- 1 4. The method of claim 1 wherein the alignment component is made of a
2 material which does not react with the metal layer when the metal layer is
3 reacted with the semiconductor material of the substrate.

1 5. The method of claim 1 wherein the alignment component has a
2 thickness of between 1000Å and 2500Å.

1 6. The method of claim 1 wherein the alignment component is less than
2 0.10 microns wide.

1 7. The method of claim 1 wherein the metal layer is selected from the
2 group consisting of a material comprising tungsten, cobalt and titanium.

1 8. The method of claim 1 wherein the metal layer is between 300Å and 400
2 Å thick.

1 9. The method of claim 1 wherein the silicide regions have lower surfaces
2 located lower than a lower surface of the alignment component, and inner
3 surfaces, facing one another, which are in contact with the semiconductor
4 material of the substrate.

1 10. The method of claim 1 wherein the alignment component is replaced
2 with the gate according to a method comprising:
3 depositing a layer over the silicide regions and the alignment
4 component;
5 planarizing the layer at least until the alignment component is exposed;
6 etching the alignment component to leave an opening in the first layer;
7 and
8 disposing a gate within the opening.

could
A2

1 11. The method of claim 10 wherein, after etching of the alignment
2 component, the silicide regions extend substantially up to the opening.

Sub
E1

1 12. The method of claim 10 wherein the alignment component and the
2 layer are made of different materials, one being made of a silicon oxide and
3 the other being made of silicon nitride.

1 13. The method of claim 1 wherein the gate is formed according to a
2 method comprising:

3 depositing a gate dielectric layer; and
4 forming a gate electrode on the gate dielectric layer.

1 14. The method of claim 13 wherein the gate dielectric layer is less than 10Å
2 thick.

1 15. The method of claim 13 wherein the gate electrode is made out of a
2 metal.

1 16. The method of claim 1, further comprising:
2 forming doped regions which extend from the silicide regions in
3 underneath the gate.

1 17. The method of claim 13 wherein the gate dielectric layer has a dielectric
2 constant of at least 100.

SECRET

1 18. The method of claim 13 wherein the gate dielectric layer comprises a
2 material selected from the group consisting of strontium titanate, and barium
3 strontium titanate.

1 19. The method of claim 17 wherein the gate electrode comprises a material
2 selected from the group consisting of platinum, a conductive metal oxide, and
3 ruthenium oxide.

1 20. A transistor comprising:
2 a substrate of a semiconductor material;
3 a gate on the substrate, the gate having a gate dielectric layer, on the
4 substrate, which is less than 100 Å thick, and a gate electrode on the gate
5 dielectric layer; and
6 two silicide regions on opposing sides of the gate and substantially
7 extending up to the gate.

1 21. The transistor of claim 20 wherein the silicide regions have lower
2 surfaces located lower than a lower surface of the gate, and inner surfaces,
3 facing one another, which are in contact with the semiconductor material of
4 the substrate wherein the substrate has the same type dopant from the one
5 silicide region to the other silicide region.

1 22. The transistor of claim 20 wherein the gate has a gate length of less than
2 0.10 microns.

1 23. The transistor of claim 20 wherein the gate comprises:

2 a spacer wall between the gate electrode and one of the silicide regions,
3 the spacer wall being less than 100 Å thick.

1 24. The transistor of claim 20 wherein a single layer forms both the gate
2 dielectric layer and the spacer wall.

1 25. The transistor of claim 20, further comprising:
2 a respective doped region which extends from a respective silicide
3 region in underneath the gate.

06-06-2006 14:46:00